

**IN THE CLAIMS**

Please amend the following claims.

1. (Currently Amended) An **MOS** device comprising:
- a gate dielectric formed on first conductivity region of a substrate;
  - a gate electrode formed on said gate dielectric, said gate electrode having a lower portion formed directly on said gate dielectric;
  - a pair of sidewall spacers formed along laterally opposite sidewalls of said gate electrode; and
  - a pair of silicon or silicon alloy inwardly concaved source/drain regions of a second conductivity type formed in said substrate and on opposite sides of said gate electrode and creating inflection points beneath said lower portion of said gate electrode and formed directly on said gate dielectric layer, wherein said silicon or silicon alloy source/drain regions extend beneath said lower portion of the gate electrode and define a channel region beneath said lower portion of said gate electrode in said first conductivity type region, and wherein said channel region directly beneath said lower portion of said gate electrode is larger than said channel region between said inflection points.
2. (Currently Amended) The **MOS** device of claim 1 wherein said silicon or silicon alloy source/drain regions extend above said gate dielectric and wherein the top surface of said silicon or silicon alloy is spaced further from said gate electrode than the silicon or silicon alloy adjacent to said gate dielectric.

3. (Currently Amended) The **MOS** device of claim 1 wherein said gate dielectric layer is thicker beneath outside edge of said gate electrode than the gate dielectric layer beneath the center of said gate electrode.

4. (Currently Amended) The **MOS** device of claim 2 wherein said gate dielectric layer is thicker beneath said sidewall spacer and said outside edge of said gate electrode than the gate dielectric layer beneath the center of said gate electrode.

5. (Currently Amended) The **MOS** device of claim 1 further comprising a pair of silicon or silicon alloy regions having a first conductivity type region formed between said pair of silicon or silicon alloy source/drain regions of said second conductivity type and said first conductivity type region.

6. (Currently Amended) The **MOS** device of claim 5 wherein the concentration of said silicon or silicon alloy regions having a first conductivity type is greater than the concentration of said first conductivity type region.

7. (Currently Amended) The **MOS** device of claim 1 wherein said silicon or silicon alloy source/drain regions extend the greatest distance laterally beneath said gate electrode at said inflection points which occurs between 50-250Å laterally beneath said gate electrode and at a depth of between 25-200Å beneath said gate dielectric.

8. (Currently Amended) The **MOS** device of claim 1 wherein said first conductivity type is n-type conductivity and wherein said second conductivity type is p-type conductivity.

9. (Currently Amended) The **MOS** device of claim 1 wherein said first conductivity type is p-type conductivity and wherein said second conductivity type is n-type conductivity.

10. (Currently Amended) The **MOS** device of claim 1 wherein the concentration of said silicon or silicon alloy source/drain regions of a second conductivity type have a concentration between  $1 \times 10^{18}/\text{cm}^3$  –  $3 \times 10^{21}/\text{cm}^3$ .

11. (Currently Amended) The **MOS** device of claim 10 wherein the concentration of said silicon or silicon alloy source/drain regions of a second conductivity type is approximately  $1 \times 10^{21}/\text{cm}^3$ .

12. (Currently Amended) The **MOS** device of claim 1 further comprising silicide formed on said silicon or silicon alloy source/drain regions.

13. (Currently Amended) An **MOS** device comprising:

- a gate dielectric formed on a first conductivity type region of a substrate;
- a gate electrode formed on said gate dielectric, said gate electrode having a lower portion formed directly on said gate dielectric;
- a pair of sidewall spacers formed along laterally opposite sidewalls of said gate electrode; and
- a pair of silicon-germanium alloy source/drain regions having a second conductivity type formed in said substrate and along opposite sides of said gate electrode wherein said silicon-germanium alloy silicon-germanium alloy source/drain region in said substrate are inwardly concaved and create an inflection point in said substrate beneath said lower portion of said gate electrode formed directly on said gate dielectric, said silicon germanium alloy extends above the height of said gate

dielectric layer wherein the top surface of said deposited silicon or silicon alloy is spaced further from said gate electrode than said silicon or silicon alloy adjacent to said gate dielectric.

C1

14. (Currently Amended) The MOS device of claim 13 wherein said gate dielectric layer is thicker beneath said outside edges of said gate electrode than the gate dielectric beneath the center of the gate electrode.